Device structure and Experiments
The experimental structures for this work are n-type a-IGZO TFT with the bottom gate and top contact. MoW (200nm) was deposited as a gate metal and patterned by photolithograpy on a SiO2/glass substrate. Then, SiNx (200nm) film was deposited by plasma enhanced chemical vapor deposition as a gate insulator. Subsequently, the a-IGZO film with a thickness of 50nm was grown by sputtering, using a polycrystalline InGaZnO target at room temperature. During sputtering, the Ar/O2 gas mixing ratio, input power density, and chamber pressure for DC were 72/28, 2.0 W/cm 2 , and 3.4 mTorr respectively. After defining the a-IGZO channel using wet etching, a P.A(Poly acrylic) etch stopper was deposited by PECVD and then, patterned by dry. MoW source and drain electrodes (200nm) were formed by sputtering and patterned by dry etching. Finally, the sample was subjected to thermal annealing at 350 º C for 1hr. The transfer characteristics of the a-IGZO TFTs were evaluated with an Agilent 4156C precision semiconductor parameter analyzer.
The fabricated TFTs have channel length L = 10 μm and channel width W varying from 10 to 1000 μm. The stability of the a-IGZO test devices is investigated under static bias stress conditions by applying on the gate and drain electrodes the voltages of V G = V D = 20 V, at room temperature.
Results and discussion
The schematic cross section of the fabricated a-IGZO TFTs with inverted staggered bottom gate is shown in Fig. 1 . Figures 2 shows the transfer characteristics of typical wide(W = 1000 μm) and narrow (W = 10 μm) channel width TFTs, measured before stress and after stress (V G = V D = 20 V) 10 3 s. It is apparent that the electrical stress is followed by a severe positive V on shift I on degradation for the wide device, whereas these degradation phenomena become weak with shrinking the channel width down to 10μm. Figure 3 shows the deviation of the initial threshold voltage ΔV T , extracted after each stress cycle, for devices with different channel widths. We observe that the stressing time at which each device exhibits the positive onset of ΔV T , occurs earlier for wider devices than for narrower ones. Figure 4 shows the evolution with stress time of the normalized turn-on voltage V on /V on,o , where V on,o is the turnon voltage before stress. The turn-on voltage V on is extracted from the interceptation the horizontal axis of the linear extrapolation of the I D -V G curve. It seems that the electrical stress leads to an initial V on positive shift that becomes more pronounced for wider channel devices. The initial positive V on shift can be attribute to electron trapping in gate insulator and interface traps. These negative charges, assumed to be located at the SiNx/channel interface, are added to the fixed charges in the insulator and thereby shifting V on . V on is shifted faster following a power time dependent of the form: V on /V on,o = A 1 t n1 with n 1 ≈ 0.04. The logarithmic stressing time dependence of the V on shift indicates charge trapping into the gate insulator or at the interface [3]. The prepower law factor A 1 of the V on shift represents the magnitude of the stressinduced V on degradation. From Fig. 5 , it is evident that the V on degradation becomes less prominent in narrower channel devices. When the TFTs are subjected to high fields, their temperature is increased by Joule heat [4] . Due to the self heating effects, the electrons acquire higher thermal velocity in wider devices during stressing; as a result, the injection to gate insulater can be accelerated, resulting in larger V on shift [5] . In wider devices, heat disappearance is expected to be reduced. Figure 6 shows comparison of △V T of the various temperature condition. Device degradation is more pronounced for high temperature. Figure 7 shows the variation with stress time of the normalized ON-state current I on /I on,o , where I on,o is the drain current before stress and I on is the drain current after stress, for TFTs with channel widths W = 10, 20, 30, 40, 100, and 1000 μm. I on measured at V G -V T = 20 V were used in order to monitor the device degradation. As the stress proceeds, the ON-state current is reduced obeying a power time-dependent law of the form I on /I on,o ~ t -n2 , where the power-time index n 2 attains higher values with increasing the channel width as shown in Fig. 8 . The observed ON-state current degradation can be mainly attributed to the increase of the interface and phonon scattering [6, 7] . Figure 9 demonstrates the subthreshold slope variation, extracted after each stress cycle for devices with different channel widths. Under positive bias stress, electrons are attracted toward the interfacial region and captured in interface trap states. Which can be accellerated in high temperature. This results in a temporary fixed negative charge, which causes changes in the band bending and charge distribution in the channel region. In effect, a proportion of electron traps in the channel that are occupied at equilibrium in an as-deposited device is emptied, leading to an increase in the effective density of these trap states in the channel [8] . We observe a continuous increase of the subthreshold slope with increasing stress time for all devices. This increase is more pronounced for wider devices. Hardly variation of subthreshold slope is observed in width less than 20μm.
Therefore we can determine that channel width more than 30μm shows self heating effect.
Conclusions
In this letter, the stability of a-IGZO TFTs with channel length L = 10 μm and channel width W varying from 10 to 1000 μm has been investigated. From measurements, We observed that the channel width of a device affects its behavior under the application of electrical stress and that the device degradation is more pronounced in wider devices.
We propose that channel width increases degradation of TFTs which is raised up due to self-heating effect and charge taping. 
